(718/03) 10/613,997 SHEET 1 OF 1

INFORMATION DISCLOSURE CITATION PTO-1449				ATTORNEY'S DKT NO. H1131  Applicant(s) Matthew S. BUYNOSK Filing Date  July 8, 2003		APPLICATION NO. Unassigned 10/613 99 (I et al. GROUP Unassigned 2822			
			U.	S. PATENT DOCU	MENTS				
EXAMINER'S INITIALS	PATENT NO.	DATE		NAME		CLASS	SUBCLASS		ING ATE
MIT	5,932,911	08/03/99		Yue et al.		257	330		
MT	6,180,441	01/30/01		Yue et al.		438	197		
\$100									
					····				
						ļ			_
						ļ			
					···				
	<del></del>	F	OR	EIGN PATENT DO	CUMENTS	· <del></del>	, <del></del>		
EXAMINER'S INITIALS	PATENT NO. DATE		E COUNTRY			CLASS	SUBCLASS	Yes Yes	No
				luding Author, Tit					
MT.	Digh Hisamoto et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Transactions on Electron Devices, Vol. 47, No. 12, December 2000, pages 2320-2325.								
MT.	Yang-Kyu Choi et al., "Sub-20nm CMOS FinFET Technologies," 2001 IEEE, IEDM, pages 421-424.								
MT	Xuejue Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 2001, pages 880-886.								
M	Xuejue Huang et al., "Sub 50-nm FinFET: PMOS," 1999 IEEE, IEDM, pages 67-70.								
MT.	Yang-Kyu Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.								
EXAMINER	Michae	l		Winh DATE	CONSIDERE	D	12/8/0	3	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).